ABSTRACT TSV scaling with a constant liner thickness is studied in the context of 3D IC performance and reliability. TSV scaling is beneficial as smaller electrical parasitic such as capacitance and leakage current is obtained with smaller surface area. The thermo-mechanical stress improves significantly when TSV diameter is scaled from 9 µm (-243.3 MPa) to 5 µm (-50.5 MPa). However, TSV scaling results in rapid increase in the resistance and this must be properly addressed.
INTRODUCTION
Through silicon via (TSV) has emerged as an essential enabler for the next generation of integrated circuits and systems for continuous performance growth ("More Moore") and functional diversification ("More than Moore"). TSV is commonly fabricated by high aspect ratio deep silicon etching, lining with dielectric for electrical isolation and superconformal filing with copper [1] hence forming a metal-oxidesemiconductor (MOS) structure [2] . Integration of TSV poses new challenges. Due to large CTE mismatch between Si and Cu, large compressive stress is induced in the Si which causes mobility variation [3] or mechanical deformation [4] . TSV has strong electrical coupling with the doped Si substrate through the MOS structure. TSV parasitic capacitance has the most predominant impact on the circuit operation [5] . It is therefore imperative to control the electrical parasitic and stress for successful TSV integration. In this work, TSV scaling with a constant liner thickness and the implications on TSV stress, capacitance and leakage current are discussed beyond density improvement.
EXPERIMENTAL TSV (φ = 5, 7, 9 µm) with a depth of 10 µm are fabricated on 8" p-Si wafer. This aspect ratio is chosen for ease of fabrication and is sufficient to study the properties of the TSV. TSV is etched by using a BOSCH process in a deep reactive ion etcher (DRIE) using oxide hard mask. The liner (~200 nm) is deposited in a plasma-enhanced CVD chamber at temperature <400 o C using TEOS precursor. Subsequently Ta barrier and Cu seed are sputtered followed by super-conformal Cu ECP filling. Upon annealing (200 o C, 30min, N 2 ), the Cu overburden is then removed by CMP. Raman spectroscopy is used to investigate the stress level in the surrounding Si. Finally, contact holes are opened on oxide layer and Al is deposited and patterned to form contact pads for electrical probing. The process flow is summarised in Fig. 1 .
RESULTS AND DISSCUSSION

Structure Fabrication
In order to achieve a robust TSV, sidewall scallop roughness and oxide hard-mask undercut must be minimized to ensure void-free and conformal Cu filling. As evidenced from Fig. 2 , the use of a dual-mask process and the addition of a small quantity of C 4 F 8 during etching cycle improve both roughness and undercut significantly. In Fig. 3 , TSV with PE-TEOS liner is fabricated with conformal step coverage. No void or delamination is observed in the Cu core after filling. Fig. 4 is a collection of Raman spectra along a TSV row of 5 µm diameter and 15 µm pitch. The Raman shift originated from the Si-Si peak is then translated into biaxial stress as presented in Fig. 5. Fig. 6 is comparison of biaxial stress (compressive) in Si surrounding the TSV with diameter of 5, 7 and 9 µm. It can be concluded the as TSV is scaled to smaller diameter, the stress level is reduced significantly due to smaller Cu volume. This is also predicted from finite-element analysis in Fig. 7 for a thermal load of 200 to 25 o C.
Stress Measurement and Modelling
Electrical Measurement
Since individual TSV has extremely small capacitance and leakage current, TSV array as shown in Fig. 3 (c) is used for measurement in order to minimize the measurement noise.
The parasitic pad value is de-embedded during analysis. As TSV is scaled, smaller effective surface area results in a reduction in TSV capacitance as seen in Fig. 9 . The TSV length is fixed at 50 µm and this is a reasonable assumption due to challenges in wafer thinning and handling. The reduction in capacitance is beneficial for power consumption (CV 2 ). However, smaller TSV diameter results in rapid increase in the resistance which is detrimental for RC delay.
IV measurement is performed to evaluate the leakage of the liner. Fig. 10 shows that there is no abrupt breakdown up to at least 3MV/cm. Leakage current resistance is improved by a 300 o C annealing for 30 min in forming gas (N 2 /H 2 ) or nitrogen gas (N 2 ) as summarized in Fig 11. Post annealing, the leakage current at mid-distribution at an electric field of 2MV/cm is improved by ~10× which is comparable with value reported in [6] . The leakage current in the TSV is expected to be smaller when it is scaled at constant liner thickness (Fig. 12) as the effective area is reduced.
CONCLUSION
It is shown that TSV scaling with constant liner thickness is beneficial for thermo-mechanical stress, capacitance and leakage current control. However, increase in resistance must be carefully controlled for overall performance of 3D IC. Fig. 3(b) . The wave-number is taken between 500 to 550 cm Resistance (ohm) Fig. 9 Scaling of capacitance and RC product with TSV radius. TSV length is fixed at 50 µm. While TSV scaling benefits the capacitance, resistance shows a reverse scaling behavior. 
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Fig. 12 Leakage current variation with TSV scaling for TSV length L of 50 and 25 µm.
